Abstract: This letter presents a 48 GHz frequency doubler in a 65 nm CMOS technology. The proposed frequency doubler is composed of a complementary push-push structure with negative resistance circuit for conversion gain enhancement. The maximum measured conversion gain reaches −6.1 dB at 48 GHz output frequency, and the 3-dB bandwidth is 40 ∼ 54 GHz. The fundamental rejection is above 29.5 dB. The size of the proposed frequency doubler chip is 0.72 × 0.36 mm 2 . The total power consumption is 16 mW. Keywords: frequency doubler, CMOS, complementary push-push, negative resistor Classification: Microwave and millimeter wave devices, circuits and systems 
Introduction
Frequency doubler (FD) is a critical component for microwave and millimeterwave frequency generation. It could be employed to generate high frequency signal from low frequency oscillator. It can be divided into categories such as single-transistor FD, distributed FD, doubler-balanced FD, Gilbert FD and push-push FD. Single-transistor FD is composed of a single transistor with matching network [1] [2] , but the conversion gain (CG) is low. Distributed FD [3] and Distributed FD with current-reuse technical [4] have been demonstrated, which provides higher CG. Both single-transistor and distributed FD provide low fundamental rejection (FR) and require extra filters for FR improvement. Differential structure FD can provide high FR. Double-balanced diode FD is demonstrated with high operation frequency and excellent FR [5] [6] , but this passive structure requires high input power and provides low CG. Balanced distributed FD is proposed with good CG and good FR [7] , but also uses single-balanced structure. Double-balanced Gilbert structure is demonstrated with both high CG and high FR [8] , however the power consumption is also high.Push-push structure is widely used due to simple structure, acceptable CG and good FR [9] [10]. However, conventional pushpush FD uses single-balanced structure and suffers from the imbalance of input and output and the low CG.
In this paper, a frequency doubler with complementary push-push structure and negative resistance is proposed. The proposed frequency doubler provides differential, balanced input and output structure. With this structure, it can also achieve high conversion gain with negative resistance circuit for conversion gain enhancement. The circuit design and measurement results are presented. The push-push effect of a PMOS pair and a NMOS pair can be combined to enhance the FD performance. In a single NMOS or single PMOS pair, the push-push effect is stronger in drain node compared with source node, as shown in Fig.1 .a and Fig.1 .b. Combining a PMOS pair and a NMOS pair, the push-push effect can be enhanced at both source and drain nodes in the combined structure, as is shown in Fig.1 .c. 
Where k p = µ p C ox w p 2l p and k n = µ n C ox w n 2l n . The total current I tot from the complementary structure is the sum of I 1 ∼ I 4 .
Since
(2) could be rewritten as below.
From Eq. (3), I tot is a combination of a RF part and a DC part. Due to the DC-block capacitors, the output current at the load R L (I o ) is only the RF part of I tot .
From Eq. (4), the output voltage (V o ) is
Where R DS is the combined on-resistance and C P is the combined sourcedrain capacitor of the transistors and parasitic capacitors, L P is the equivalent inductance and R P is the equivalent parallel resistance of L 1 and L 2 , R L is the load resistance.
Comparing Eq. (5) and V i , the CG could be expressed as
The peak CG when L P resonates with C P is
And the peak-gain frequency is Eq. (7) shows that the larger the output load, the larger the CG P . Conversion gain can be enhanced by parallelling a negative resistance (NR) circuit with the output load, as is shown in Fig.3 .a. The NR circuit could be implemented by complementary cross-coupled MOSFETs and an inductor (L N ). The equivalent circuit of NR is a parallel network of L N , MOSFETs' capacitor C N and negative resistance −R N . The CG of FD with NR is
And the peak CG is enhanced to
However, the value of R N should be kept larger than (R DS R P R L ) for stability consideration. The peak-gain frequency of FD with NR is
Let
By contrast, the classical common-source buffer attaches a capacitive load C buf to the frequency doubler, as is shown in Fig.3 .b. And C buf reduces the peak-gain frequency. The simulated input and output return loss curves are shown in Fig.6 . The input ports' return loss reaches −10 dB at around 23 GHz. The output ports' return loss is below −20 dB at around 46 GHz. The output amplitude imbalance is defined as the difference of signal amplitude between port 3 and 4 with 50Ω loads in dB. The phase difference is defined as the difference of signal phase between port 3 and 4 with 50Ω loads in degree. The simulated amplitude imbalance and phase difference of the output 2nd harmonic is shown in Fig.8 . The amplitude imbalance is less than 0.3 dB and the phase difference error is less than 3.5 degree.
3 Measurement results Fig. 9 . CG and FR measurement setup and die photo of proposed FD
The proposed FD was fabricated using a 65 nm CMOS technology. The CG and FR measurement setup diagram and micrograph of the chip is shown in Fig.9 . The size of the proposed FD with NR is 0.72 × 0.36 mm 2 without pads. On chip measurements were performed using a Cascade SUMMIT 11000 high frequency probing system. The differential input signals were generated by Rohde-Schwarz SMP04 signal generator and KRYTAR 4060265 3-dB 180-degree hybrid couplers. The output signal under 50 GHz were measured by Agilent E4448A spectrum analyzer, and for the output above 50 GHz, Agilent 11974 down-mixer is used together with E4448A. The power supply and bias voltage were provided by two Agilent 66309D DC source.
The simulated and measured CG with 0 dBm input power is shown in Fig.10 . The maximum simulated CG is −5.2 dB at 23 GHz input frequency, and the maximum measured CG achieves −6.1 dB at 24 GHz input frequency. The 3-dB bandwidth is approximate 40 ∼ 54 GHz of output frequency.
The simulated and measured output amplitude imbalance with 0 dBm input power is shown in Fig.11 . The measured output amplitude imbalance is less than 0.5dB.
The measured FR with 0 dBm input power is shown in Fig.12 . The minimum measured FR is 29.5 dB. The FD core draws 11.5 mA and the NR circuit draws 1.8 mA from the 1.2 V DC supply. The power consumption of the whole chip is 16 mW. 
Conclusion
A full-differential frequency doubler employing complementary push-push structure with negative resistance for conversion gain enhancement is presented. The proposed FD chip is fabricated using 65 nm CMOS process, and the core scale of the proposed FD chip is 0.72 × 0.36 mm 2 . Measurement results of the proposed frequency doubler show very good conversion gain of −6.1 dB at 48 GHz output frequency with 3-dB bandwidth of 40 ∼ 54 GHz. The output amplitude imbalance is less than 0.5 dB. The fundamental rejection is above 29.5 dB and the power consumption is about 16 mW.
